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Charge-pumping characterization of interface traps in Al2O3 / In0.75Ga0.25As
metal-oxide-semiconductor field-effect transistors
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Charge pumping was used to characterize the interface traps between Al2O3 and In0.75Ga0.25As in an
n-channel inversion-mode metal-oxide-semiconductor field-effect transistor 共MOSFET兲. By
analyzing the charge pumped under gate voltage pulses of different rise and fall times, the interface
trap density was extracted across the band gap of In0.75Ga0.25As. The interface trap density was
found to be 4 ⫻ 1012 cm−2 eV−1 near the conduction band and to peak at 3 ⫻ 1013 cm−2 eV−1
mid-gap. The result helps explain the promising on-state performance of the Al2O3 / In0.75Ga0.25As
MOSFET and the need to further improve the interface so that its off-state performance can be on
par with that of the Si MOSFET. © 2010 American Institute of Physics. 关doi:10.1063/1.3315870兴

a兲
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Figure 1共a兲 illustrates the structure of the In0.75Ga0.25As
MOSFET. A 500 nm layer of In0.53Ga0.47As p-doped to 4
⫻ 1017 cm−3, a 300 nm layer of In0.53Ga0.47As p-doped to
1 ⫻ 1017 cm−3, and a 20 nm layer of In0.75Ga0.25As p-doped
to 1 ⫻ 1017 cm−3 were sequentially grown on p+-doped InP
substrate by molecular beam epitaxy. A 10 nm layer of Al2O3
was then formed by atomic layer deposition as the gate oxide. The gate was metallized with evaporated Ni. The gate
width 共WG兲 was 200 m while the gate length 共LG兲 was
systematically varied from 1 to 40 m. The detailed fabrication process and device performance were published
elsewhere.1
The charge-pumping measurement was performed by using an Agilent 4156C precision semiconductor parameter
analyzer with an Agilent 41501B pulse generator expander.
During the charge-pumping measurement, the 41501B generated gate voltage pulses 共VG兲 while the 4156C measured
the charge-pumping current 共ICP兲 from the source and drain.
Source, drain, and substrate were all grounded. Figure 1共b兲
illustrates the gate voltage waveform and defines the high
level 共VGH兲, low level 共VGL兲, amplitude 共⌬VG兲, rise time 共tR兲,
fall time 共tF兲, pulse period 共T兲, and pulse frequency 共f兲.
By using the variable-amplitude charge-pumping technique so that VGL is kept constant while VGH is swept from
⫺3 to 3 V, the measured maximum ICP is linearly dependent
on the gate length 共or the gate area because the gate width is
constant兲 as shown in Fig. 2共a兲. The measurement is performed by directly probing the gate, with the gate contact
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The continued scaling of metal-oxide-semiconductor
field-effect transistor 共MOSFET兲 is pushing the silicon-based
technology to the limit so that alternative channel materials
need to be considered. Among all alternative channel materials, III-V compound semiconductors are especially attractive because they allow much higher electron mobility.
However, the interface between III-V semiconductors and
native or deposited oxides are typically plagued by high trap
density, which makes it difficult to build inversion-mode
MOSFETs necessary for low-power high-performance
complimentary logic. Recently, we demonstrated1,2 promising performance in inversion-mode pseudomorphic
In0.75Ga0.25As MOSFETs with Al2O3 gate oxide. In general,
with increasing In mole fraction, the band gap decreases
while the electron mobility increases. In contrast, using a
charge-pumping technique, this letter shows that the interface trap density 共DIT兲 does not vary significantly with the In
mole fraction. Since the In0.75Ga0.25As MOSFET requires
less movement of the surface Fermi level between accumulation and inversion than MOSFETs with wider band gaps
such as the lattice-matched In0.53Ga0.47As MOSFET, the
In0.75Ga0.25As MOSFET has a higher inversion charge density than the In0.53Ga0.47As MOSFET under the same gate
voltage. The combination of higher charge density and mobility leads to three to five times higher drive current in the
In0.75Ga0.25As MOSFET than in the In0.53Ga0.47As MOSFET,
which is a significant advantage.
Based on direct measurement of trap recombination current, charge pumping3 has been the most sensitive and reliable technique to characterize interface traps in MOSFETs.
Recently, the technique has been applied4,5 to In0.53Ga0.47As
and In0.65Ga0.35As MOSFETs. This letter reports the first
charge-pumping investigation of the In0.75Ga0.25As MOSFET. In addition, by varying the rise/fall times and temperature over a wide range, the interface trap density was characterized over a much wider energy range, which spans most
of the band gap.
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FIG. 1. 共a兲 Schematic cross section of an Al2O3 / In0.75Ga0.25As MOSFET.
共b兲 Gate voltage waveform during charge pumping.
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FIG. 2. 共a兲 Maximum charge-pumping current from variable-amplitude
measurement on In0.75Ga0.25As MOSFETs with different gate lengths before
共䊏兲 and after 共䉱兲 their gate contact pads are scribed off. 共b兲 Maximum
charge-pumping current from variable-base measurement on an
In0.75Ga0.25As MOSFET with 4 m gate length.

pad scribed off. Otherwise, ICP will have a large parasitic
component even when the gate length diminishes. This is
because in the present In0.75Ga0.25As MOSFET, the gate contact pad is built on top of the same p-doped InGaAs layers
and InP substrate as the gate itself. When the gate is pulsed
from inversion to accumulation, minority carriers should
flow back to the source and drain. However, due to the
large gate pad size, this process cannot be completed before
majority carriers from the substrate arrive at the
Al2O3 / In0.75Ga0.25As interface, so that the remaining minority carriers recombine with majority carriers at the interface
and contribute parasitically to ICP.
After the gate contact pad was scribed off and the
parasitic-free measurement was confirmed, the average DIT
was extracted by using the variable-base charge-pumping
technique. In this case, VGL is swept while ⌬VG is kept constant. Meanwhile, tR and tF are simultaneously varied from
0.13 to 10 s to scan a wide energy range. Figure 2共b兲
shows the maximum ICP as a function of 冑tRtF for an
In0.75Ga0.25As MOSFET with LG = 4 m. The average DIT is
extracted according to6
DIT = 共log e/2qkTAG兲关dQCP/d log共冑tRtF兲兴,

共1兲
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where e is Euler’s number, q is the electron charge, k is
Boltzmann’s constant, T is the absolute temperature, AG is
the gate area, and QCP = ICP / f is the recombined charge per
gate voltage pulse. An average DIT of 1 ⫻ 1013 cm−2 eV−1 is
obtained.
To extract the distribution of DIT across the band gap, tR
and tF are swept independently between 0.13 to 10 s at 25
and −50 ° C as shown in Figs. 3共a兲 and 3共b兲. In this case, ICP
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FIG. 3. Variable-base charge-pumping current of the 4-m-gate-length
In0.75Ga0.25As MOSFET with different 共a兲 rise and 共b兲 fall times at 25 and
−50 ° C.
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FIG. 4. 共a兲 Calculated electron and hole emission levels and 共b兲 interface
trap density across the band gap of In0.75Ga0.25As.

is proportional to the amount of interface traps located within
the electron and hole emission levels defined by tR and tF
共Ref. 6兲
ICP = qAG f

冕
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DIT共E兲dE,

共2兲
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where E is energy measured from the intrinsic level EI,
while EEME and EEMH are calculated7 electron and hole emission levels as shown in Fig. 4共a兲. Basic semiconductor
parameters8 of In0.75Ga0.25As and a trap capture cross section
of 1 ⫻ 10−17 cm−2, without energy or temperature dependence, are used in the calculation. Fermi–Dirac statistics is
used to calculate band bending at the surface, because the
Fermi level can be within 3kT of the conduction band due to
the small band gap of In0.75Ga0.25As. Thermal velocity is
calculated according to 冑3kT / mⴱ, where mⴱ is the effective
mass of electrons or holes. After EEME and EEMH are calculated, the energy dependence of DIT is extracted according to
Eq. 共2兲 using peak ICP values of Figs. 3共a兲 and 3共b兲.
Figure 4共b兲 shows the extracted energy dependence of
DIT, with the −50 ° C data consistent with the 25 ° C data but
spanning most of the band gap. It can be seen that DIT is 4
⫻ 1012 cm−2 eV−1 near the conduction band and it peaks at
3 ⫻ 1013 cm−2 eV−1 approximately 0.1 eV below EI. The average DIT of 1 ⫻ 1013 cm−2 eV−1 is comparable to that
observed5 in the In0.65Ga0.35As MOSFET fabricated with a
similar process, without obvious dependence on the In
mole fraction. The average DIT appears to be an order of
magnitude higher than that reported4 for the In0.53Ga0.47As
MOSFET. However, the DIT near the conduction band reported by Ref. 4 is comparable to the presently measured
value. Since Ref. 4 measures DIT near the band edge only, it
is not obvious what kind of weighting is used to arrive at the
average DIT. The interface traps in InGaAs MOSFETs have
been identified as donors,5 which are neutralized upon inversion and do not affect the on-state performance of InGaAs
MOSFETs. However, they limit the off-state performance of
InGaAs MOSFETs such as subthreshold slope, drain-induced
barrier lowering, and on/off current ratio.2
In conclusion, a wide range of energy distribution of
interface traps in the Al2O3 / In0.75Ga0.25As MOSFET was
determined by the charge-pumping technique. DIT was found
to be 4 ⫻ 1012 cm−2 eV−1 near the conduction band and to
peak at 3 ⫻ 1013 cm−2 eV−1 0.1 eV below EI. The result
helps explain the promising on-state performance of the
Al2O3 / In0.75Ga0.25As MOSFET and the need to improve the
interface further so that its off-state performance can be on
par with that of the Si MOSFET.
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